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Abstract
In this thesis I designed, implemented, and tested an integrated-circuit feedback com-
pensator that uses inductors as compensation elements. Introducing inductors as feed-
back elements makes it possible to implement lead compensators using shunt topolo-
gies, which preserve the closed loop response of a system while compensating the open
loop characteristics. My chip consisted of a marginally unstable two-pole amplifier,
and a compensated but otherwise identical amplifier. Comparing the step responses
of the original and compensated systems proved that the compensator successfully
stabilized the unstable system. I used frequency domain analysis to determine how
much phase margin my compensator added to the system. After characterizing and
canceling out the effects of input and output loading, and the attenuation of my out-
put buffer, I found that my compensator added 41.40 of phase to the system. This
was less than the 65' that it was designed for, but more than enough to prove the
feasibility of my design.
Thesis Supervisor: Rahul Sarpeshkar
Title: Associate Professor
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Chapter 1
Introduction
Feedback control is fundamentally important to every aspect of practical engineer-
ing. The proper application of feedback confers many benefits to a system, including
reduced sensitivity, disturbance rejection, and stabilization, among others [2]. There
are abundant examples of the benefits of feedback in everyday life. The same home
furnace can be installed in a vast array of homes because feedback desensitizes the
interior temperature to the wide variation in the heating characteristics of each home.
Feedback also keeps the interior temperature constant, despite changing outside tem-
peratures, which would otherwise disturb the system. Feedback is also used to stabi-
lize Segways and other inherently unstable systems; without the stabilizing benefits
of feedback, small disturbances in the inclination of the Segway would be magnified
by gravity, and the scooter would quickly fall over. It is hard to even imagine a well
designed system that does not use feedback to improve performance in one manner
or another.
Despite its numerous advantages, feedback is not a universal engineering panacea.
An unnecessary or poorly implemented feedback loop adds complexity to a system
without providing substantial benefits. More insidiously, the improper application of
feedback can destabilize an otherwise stable system, causing it to oscillate instead
of settling to the desired value. The study of how to utilize the benefits of feedback
while avoiding its pitfalls is a surprisingly diverse field.
Lag-lead compensators are ubiquitous in feedback systems due to their power and
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simplicity. Lag-lead compensators decouple the DC gain and the crossover frequency
of the loop transfer function, and can add additional phase margin to a marginally
stable system. The DC gain, crossover frequency, and phase margin of the loop
transmission dictate the main performance characteristics of the closed loop system,
which is why the virtually independent control of these three knobs provided by
lag-lead compensation is so powerful.
Lag-lead compensators work by adding pole-zero pairs to the system. In a lag
compensator, the pole is at a lower frequency than the zero, which can increase
the DC gain of the loop transmission independent of the crossover frequency, or
decrease the crossover frequency independent of the DC gain. Lead networks place
the pole at a higher frequency than the zero, thus providing compensation advantages
complementary to those provided by lag compensation. Lead networks can also be
used to add phase margin to a system with or without dramatically impacting the
crossover frequency. Lag and lead compensators are linear in nature and thus can be
combined to create networks that provide the control advantages of both.
Traditional electronic implementations of individual lag and lead compensators are
shown in Figure 1-1. The poles and zeros of the compensators are provided by the
interaction between the reactance of the capacitors, which is dependent on frequency,
and the resistance, which is not. Figure 1-2 is the block diagram of the circuit depicted
in Figure 1-la. Consider the lag compensator block-labeled C-and its transfer
function as depicted in Figure 1-3. The lag network pole occurs at the frequency
where the reactance of C1 equals the resistance R1 + R2 ||R 3. Similarly, the zero
occurs when the reactance of C1 equals the resistance R 1. Despite their prevalence
in common topologies, capacitors are not the only reactive elements available. The
frequency dependent behavior of inductors can also be used to generate the poles and
zeros necessary for feedback compensation, and can provide several advantages over
more traditional capacitor based implementations.
Inductors are not standard feedback compensation elements, but do have numer-
ous other uses. Shunt-peaked amplifiers use inductive loads in otherwise standard
wideband topologies to dramatically increase the bandwidth of the amplifier by can-
16
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(a) Lag compensator (b) Lead compensator
Figure 1-1: Common op amp lag and lead topologies [1].
Ideal
Gain A B C
U-4-
Figure 1-2: Block diagram of the compensator depicted in Figure 1-la.
Lag Compensator
Frequency (rad/sec)
Figure 1-3: Graphical representation of the transfer function of block C from Figure
1-2, and its component parts.
17
Vin
celing the lowest frequency pole. Likewise, inductors used in LC resonant filters
provide selectivity and noise rejection over huge frequency ranges. And since ideal
inductors are lossless energy storage elements they are incredibly useful in power
converters, where efficiency is paramount.
Despite their numerous uses and advantages, inductors are traditionally avoided
in integrated circuits due to several limitations that are fundamental to the imple-
mentation of on-chip inductors. On-chip inductors are usually implemented as planar
spirals, which are large in area, small in inductance, and have high parasitic resis-
tance. Integrated inductors are so poor that building a device that behaves like an
inductor out of capacitors and active elements is often an attractive alternative to
implementing an inductor directly.
The parasitic effects that severely limit the usefulness of integrated inductors
elsewhere are not a problem when the inductors are applied to feedback compensation.
Specifically, the parasitic series resistance that fundamentally limits the quality of a
resonant circuit is irrelevant. Consider the lag-lead topology depicted in Figure 1-
4a. In Figure 1-4a, the inductor's parasitic resistance can be neatly absorbed into the
necessary series resistance R 1 . Furthermore, as devices scale and operating frequencies
increase, the required compensating inductors will shrink accordingly. Thus, the most
common disadvantages of on-chip inductors are hardly an issue at all.
Introducing inductors as a compensation element has several important advan-
tages as well. First, consider the lead compensators and associated unity feedback
block diagrams of Figure 1-4. The ideal gain of the capacitive lead compensator in
Figure 1-4b is R 2 +RiIl/sCi, which is frequency dependent. Alternatively, the ideal gain
of the inductively compensated circuit of Figure 1-4a is R3 +R2 which is frequency in-
dependent. Thus, varying the compensation network in Figure 1-4b will dramatically
alter the frequency response of the closed loop system, while the compensation net-
work in 1-4a can change the compensation properties independent of the closed loop
system response, which is incredibly useful.
It should also be noted that the two lead compensation schemes compared in Fig-
ure 1-4 are not mutually exclusive. Indeed, both compensators can be implemented
18
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(a) Lag-lead compensator implemented (b) Standard lead compensator
with inductive shunt
Ideal IdealGain A B C Gain A B
R3+R2  + A Rs)  F R,-i-/s01+Ll R2+Rll11/sC, R2____
R+% [R 1+/s 1++ 2 ||R R2+R +1/s1 R2+R |1/sC1
(c) Block diagram for Figure 1-4a (d) Block diagram for Figure 1-4b
Figure 1-4: Lead compensators and their associated block diagrams.
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around the same gain stage. Implementing multiple lead compensators is useful be-
cause they can be used to further increase the phase margin at crossover. Whereas
a single lead compensator can add no more than 900 of phase to a system, an addi-
tional lead compensator increases the maximum phase bump to 1800. The additional
phase can then be used to stabilize the more severe roll-off characteristics common in
many high performance feedback loops. Good examples of which include sigma-delta
converters, where the noise shaping performance is tied directly to the order of the
loop filter [3], or dynamic tracking circuits, where the higher order terms of the error
series decrease with the order of the loop [41, [5].
The advantages of inductive shunt compensation are not limited to integrated
designs. Inductive shunt compensation is particularly suited to compensating the
effects of an unexpected capacitive load. Capacitive loading adds an unwanted low
frequency pole to the system, dramatically altering the loop gain of the system. An
inductive shunt compensator can easily be added to a discrete design by soldering the
necessary compensator between the input terminals of the affected op amp. Not only
will such a solution fix any instability caused by the capacitive load, it will maintain
the originally desired closed loop behavior of the system.
I designed, built, and tested a system that implements a lag-lead compensator
with an RLC shunt to stabilize an unstable system, dramatically demonstrating the
usefulness and feasibility of the technique.
20
Chapter 2
Methodology
The first step in proving the feasibility of my compensator is to design a test structure
wherein the effect of the added compensator can be easily measured. Consider the
circuit and associated block diagram of Figure 2-1. From the block diagram the loop
gain is easily calculated as L(s) = A(s) 2 R 2 +2. By using two identical differential
amplification stages, each with A(s) = -- the loop transfer function can be rewrit-1±-rs
ten as L(s) = ( 2 R2. For - large enough the phase at the crossover frequency
of this loop will be very close to -180'. Furthermore, any physical implementation
of such a system will have additional high frequency poles caused by parasitic capac-
itances, which will drop the phase below -180' at crossover. The Bode and Nyquist
plots of Figures 2-2 and 2-3 prove that such a system will be marginally unstable.
In order to stabilize the marginally unstable circuit from Figure 2-1 I implemented
the compensator of Figure 1-4a, as shown in Figure 2-4. The loop gain of the modified
system is identical to that of the marginally stable system except for the additional
series compensation term R1+sC +|, which supplies both lag and lead com-
pensation, as shown by the bode plot in Figure 2-5. By judiciously choosing values of
R1 , R 2 , R 3 , Ci, and L1 you can specify the closed loop gain, the locations of the lag
and lead compensators, and the separation ratio a of the entire system. The Bode
plot in Figure 2-6 and the Nyquist plot in Figure 2-7 demonstrate how an intelligently
designed compensator can stabilize the system. By comparing the uncompensated
and compensated loop gains of Figures 2-2 and 2-6 respectively, it is clear that the
21
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-R2+1-- 
- B(S) 
-
(b) Block diagram
Figure 2-1: A marginally unstable system.
compensator adds well over 450 of phase margin to the system.
By implementing both circuits depicted in Figures 2-1 and 2-4 I hope to demon-
strate the stabilizing capabilities of my compensator. In my design I have left R 3 as
an open circuit. With R 3 open the feedback path can no longer load the amplifier,
and I can push the output buffer outside of the feedback path. This is desirable
because problems with the buffer will not interfere with the dynamics of the feedback
loop.
2.1 Differential Amplifier
Before I can test my compensator I will need to build a marginally unstable differential
amplifier. The theory behind differential amplifiers is incredibly well understood [2],
[1], [4]; however, designing a high-gain wideband amplifier presents its own set of
challenges.
As device lengths shrink it is becoming increasingly difficult to design high-gain
22
Marginally Unstable System
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Figure 2-2: Ideal loop gain for the marginally unstable system depicted in Figure 2-1.
Nyqus Dogr
(a) Full Nyquist plot
Nyquisi Dagram
Re n Axis
(b) Zoomed in about -1 point
Figure 2-3: Nyquist plot of the marginally unstable system depicted in Figure 2-1.
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Figure 2-4: An unstable system stabilized with my compensator.
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Figure 2-5: Ideal transfer function of my series compensator.
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tabilized system depicted in Figure 2-4.
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circuits because the output resistance of the devices decrease with the gate length,
and the device gain is a strong function of the output resistance. The availability
of only low gain amplifiers is an issue because the relevant control theory assumes
amplifiers with high DC gain.
Even with such atrocious devices, there are several ways to increase the gain of my
amplifier. The simplest is to increase the gate lengths of my devices. I am using a 13
nm process because it is cheap, and because it has standard, well-characterized, cells
for on-chip inductors. Using minimum gate length parts will increase the speed of the
devices by reducing the associated device capacitances, but speed is not the primary
design consideration for my circuit. Transistor speed is only relevant to my design
insofar as the crossover frequency of my differential amplifier must lie between the
zero and pole in my lead compensator, otherwise the compensator will not provide a
significant phase bump, and the system will remain unstable. Following the design
methodology presented in [6] I plotted the intrinsic gain and transition frequency of
the available devices as a function of current density in Figures 2-8 and Figure 2-9
respectively. For my amplifier, I found 18 nm gate lengths at current densities of 60
pA/pm to be a good balance between transistor gain and transistor speed.
After choosing my active devices I chose the topology of my differential amplifier.
As mentioned previously, the gain of the amplifier was likely to be an issue, since
my devices have such short gate lengths. There are numerous amplifier topologies
that employ cascoded transistors to increase the effective gain of the devices, how-
ever cascodes generally require large supply voltages, and my chosen process limits
my supply voltage to only 1.2 volts. Therefore, I designed my amplifier around a
folded-cascode topology, which uses cascoding to improve the gain while requiring a
minimum supply voltage for proper operation. The specific cascode topology that I
implemented uses a high swing output stage [7] to further reduce the required supply
voltage, and to increase the linear region of the amplifier.
Since I would not able to accurately measure the inductance used in the shunt
compensator once implemented, it was important that I be able to adjust the crossover
frequency of my differential amplifier to seek out the optimally compensated crossover
26
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Figure 2-8: Intrinsic gain of available devices
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Figure 2-9: rYansition frequency of available devices
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Figure 2-10: Folded cascode topology that I used for my differential amplifier.
frequency. Referring back to Figure 2-9 it is clear that the transition frequency of my
devices is dependent on the current density through them. Therefore I designed my
differential amplifier to have an externally controlled current bias, which allows me
to seek out the ideal crossover frequency during testing.
My final differential amplifier topology is shown in Figure 2-10, along with its
simulated bode plot in Figure 2-11. The bode plot clearly shows that there are high
frequency poles, which decrease the phase at crossover below -180' to -196.22'.
Therefore, I will need to add at least 16.22 degrees of phase to the system to stabilize
it, and would need to add at least 61.220 of phase to produce a system with a well
behaved step response and at least 450 of phase margin.
2.2 Compensator
Theoretically the compensator is just an inductor, capacitor, and resistor connected
in series between the input terminals of a differential amplifier, as shown in Figure 2-4.
With ideal components designing the compensator requires only choosing component
values to specify the desired poles and zeros. In practice however, the limitations of
the on-chip inductor determine the optimal values of the resistor and capacitor, and
28
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Figure 2-11: Simulated response of the two cascaded amplifiers individually depicted
in Figure 2-10.
dictate the crossover frequency of the entire system.
The inductor implementation places a limit on the minimum crossover frequency
of the system via the zero of the lead compensator. If the crossover frequency is
below the inductor zero then the lead compensator does not properly add phase to
the system, obviating the purpose of the inductor. In this system the zero is placed
at R;therefore, a larger inductor decreases the minimum compensateable crossover
frequency, and extends the useful range of the compensator.
The inductor also limits the maximum crossover frequency of the system via its
own self-resonant frequency. Beyond the self-resonant frequency of the inductor the
parasitic distributed capacitance of the inductor will dominate, and the device will
behave like a capacitor instead of an inductor. In order for my compensator to
function it must look inductive at the crossover frequency of the system. Therefore
the crossover frequency cannot be above the self-resonant frequency of the inductor.
Unfortunately, the inductance and self-resonant frequency of the inductor are not
independent, complicating design. In simplest terms, the self resonant frequency of
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the inductor can be described as 1 , where L is its inductance and C is the
lumped parasitic capacitance. Increasing the inductance decreases the self resonant
frequency of the device and limits the maximum frequency of the compensator, but
only does so as the square root of the inductance. At the same time, the inductance
is inversely proportional to the zero frequency of the compensator, so increasing the
inductance increases the overall range of the compensator. The parasitic capacitance
of the inductor only limits the frequency range of the compensator. Therefore, when
designing the compensating inductor it is desirable to maximize the inductance while
minimizing the parasitic capacitance of the device.
On-chip inductors can be implemented as planar spirals or as a stacked series of
planar spirals. With many metal layers available for stacking in most manufacturing
processes, stacking individual spiral inductors is a very space-efficient way to produce
large inductors without requiring too much on-chip real estate. However, stacked
inductors are impractical in this case because they tend to have extremely low self-
resonant frequencies. Specifically, since the separation between metal layers is very
small, the structure has extremely high parasitic capacitance. If the inductance were
the only design consideration, stacked inductors might still be worthwhile compen-
sation elements, except a proper lag-lead compensator requires that the component
lag and lead compensators be sufficiently far apart in frequency, and moving the lag
compensator to continually lower frequencies is not always feasible.
Inductor design and characterization play a critical role in my design process which
is why I selected a manufacturing process that provided standard-cell inductors. By
using standard-cell inductors I did not have to learn the intricacies of inductor layout
and characterization and could instead rely on the supplied models. I used the UMC
13 nm RF process because it was also cheap, and had a tape-out deadline that fit my
schedule. I used circular instead of square inductors because the parasitic capacitance
is proportional to the length of the inductor, whereas the inductance is proportional
to the area. Ideally I would have used a single, large-diameter inductor so as to
maximize both its inductance and self-resonant frequency. Unfortunately, the largest
standard-cell spiral inductor was only 32.05 nH. Its 3.6 GHz self-resonant frequency
30
Figure 2-12: Mutual inductance added by intelligent inductor layout.
was high enough for my purposes, but the inductance was not. Figure 2-12 shows
the implementation that I used in my compensator. It is obvious that placing three
planar inductors in series will increase the series inductance by a factor of three.
In addition to that, by alternating the chirality of the middle inductor I introduce
strong mutual inductance terms between the first and second, and second and third
inductors. The purple magnetic field lines highlight the mutual inductance of the
system in Figure 2-12; since the magnetic field lines pass through multiple otherwise
independent inductors, there is a mutual inductance term that increases the overall
inductance of the system.
Once chosen, the inductor effectively specifies the rest of the compensation ele-
ments. The inductor has a parasitic resistance associated with it that I plan to absorb
into the compensator resistor, which sets the location of the zeros. By keeping the
compensator resistance small I can keep the lead zero location at the lowest possible
frequency, and maximize the phase margin bump that I add to my unstable system.
Even though I want to minimize the resistance of the compensator, it is bad de-
sign practice to have poorly characterized parasitics determine the behavior of your
system. I included an additional 28 Q series resistor to dampen the effects of pro-
cess variation in the parasitic series resistance on the overall compensator resistance.
Together the compensator resistance and inductance dictate the compensator capac-
itance. The lag and lead filters must be kept separate to prevent an under-damped
LC resonance from developing. Keeping the lag compensator far enough below the
lead compensator sets a minimum capacitor value. Table 2.2 summarizes the values
I chose for my compensator and the associated parameters that they dictate. Figure
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Table 2.1: Summarized compensator values and parameters.
Compensator Magnitude and Phase
1.
1.
a)
2-
Frequency (Hz)
'0.0
25.0 M
.50.0
+-75.0
1010
Figure 2-13: Simulated transfer function of my series compensator.
2-13 shows the simulated transfer function of the series compensator. Beyond about
600 MHz the inductors no longer look inductive, and parasitics capacitances dominate
the circuit.
Figure 2-14 shows the simulated effect of the compensator. Adding the compen-
sator improves the phase margin from -16.22' to 43.82'.
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Inductance (L1) 96.14 nH
Total resistance (Ri) 136.39 Q
Capacitance (C1 ) 271.23 F
Separation ratio (a) 7.33
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Figure 2-14: Simulated loop gain of the compensated system.
2.3 Output Buffer
The final design task is the output buffer. The output buffer makes on-chip voltage
signals available off-chip. In my circuit the buffer is designed to do three things.
First, it must have a constant, near-unity, voltage gain over a large frequency range.
Second, the buffer must have a high input impedance so that it does not affect the
electrical characteristics of the node that it is intended to buffer. Finally, it should
have a 50 Q output impedance so that it can easily connect to the high frequency
test equipment without generating spurious reflection signals.
The simplest buffer topology is a source-follower, and the topology shown in Figure
2-15 is exactly what I implemented on my chip. In theory, my chosen topology meets
all of the design specifications. The buffer input is directly connected to the gate of a
MOSFET, which guarantees that its the input resistance will be high enough to avoid
loading the buffered node. Likewise, the source follower has a constant gain of n, over
the entire frequency range of the circuit [2]. Finally, the output resistance is set by 1
of the input transistor. Simulation results for the output buffer are shown in Figure
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Figure 2-15: Circuit schematic of my on-chip output buffer.
2-16 and Figure 2-17. Since the crossover frequency of my compensated system is
expected to be 250 MHz, the buffer should be more than capable of expressing the
inner workings of the compensated system externally. Once again, external control
of the buffer current should provide tunable control of the output resistance and
frequency response so that I can find the optimal setting during testing.
2.4 External Buffers
As simulated, the on-chip buffer performs admirably. However, the output resistance
differed from the intended 50 ohms by more than a factor of four. This had two main
effects on the operation of the circuit. First, when directly connected to the 50 Q
network analyzer the signal was severely attenuated by the output resistance voltage
divider. Second, whatever capacitance there was at the output node would see a
much higher resistance than intended, which dramatically lowers the frequency of the
associated pole. Therefore I designed and built two off-chip buffers to minimize the
load capacitance driven by the on-chip buffer, and to properly match the output to
50 ohms.
The first buffer I built is shown in Figure 2-18. I used discrete JFETs that had a
transition frequency upwards of 700 MHz. I hoped to build a buffer that was effective
over the frequencies of interest and would provide a sufficiently low capacitive load
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Figure 2-16: Simulated output resistance for the on-chip buffer.
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Figure 2-17: Simulated frequency response of the output buffer.
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Figure 2-18: Circuit schematic of my off-chip JFET buffer.
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my off-chip JFET buffer.
to my on chip buffer. Simulation results for my JFET buffer are shown in Figure
2-19. In practice my JFET buffer effectively set the output resistance to 50 ohms
over a wide frequency range, but was unable to buffer properly up to the necessary
250 MHz.
In a second attempt I built a super buffer circuit following a design found in [2].
As discussed in [2] the buffer uses feedback to drive the output impedance to zero,
while maintaining extremely good high frequency performance. I implemented the
super buffer with 5 GHz BJTs, which should easily meet my 500 MHz performance
requirements. By using surface mount components I was also able to minimize trace
lengths, which add additional parasitics and reflect signals around within my circuit.
The super buffer circuit that I implemented is shown in Figure 2-20, along with the
associated simulation results in 2-21. During testing I implemented current sources
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Figure 2-20: Circuit schematic of my off-chip super buffer.
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Figure 2-21: Simulated characteristics of my off-chip super buffer.
I1 and 12 with both resistor sources and transistor current sources.
2.5 Design Improvements
Given the oportunity to refabricate my chip, many improvements could have been
implemented to increase its performance and testability. I would like to make three
recomendations to anyone who is exploring the feasibility of inductively compensated
op amps, or designing high frequency test circuits so that they might avoid the main
pitfalls that plagued me.
Before fabricating the chip it is important to thoroughly specify the interface be-
tween the chip and its test aparatus. The difference between integrated and discrete
design is non-trivial; proper buffer circuits are needed to scale up signals from mi-
croscopic transistors to macroscopic lab equipment. An effective output buffer must
meet three main criteria. It must be able to drive the intended load, maintain a
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constant gain over a wide frequency range, and properly match the output resistance
over a similarly wide frequency range. In my design I did not take enough time to
ensure that my buffer would properly meet these three criteria, and as a result spent
lots of time and effort designing off-chip intermediary buffers that did. While my
external buffers eventually succeeded in meeting these criteria, the additional stage
both attenuates the signal and adds noise, greatly reducing the SNR of my data. If I
had designed a more capable buffer from the outset then the additional stage would
have been unnecessary and my circuit would have been much easier to test.
Likewise, it is important to design robust test circuits onto the chip. In order to
compare compensated and uncompensated systems I designed test circuits to charac-
terize each system individually. I built an open loop op amp on the chip to measure
the phase margin of the uncompensated system. My open loop op amp used feed-
forward biasing to hold the negitive terminal of the differential amplifier at some
specified voltage while the positive terminal. Unfortunately, feed-forward biasing an
op amp is practically impossible. The open loop gain is high enough that miniscule
input voltage variations drive the output voltage well beyond the linear range of the
amplifier. Alternatively, the test circuit shown in Figure 2-22 uses extremely low
frequency feedback to guarantee the proper DC bias point at the negative terminal
of the amplifier. The time constant of the feedback leg designed to be is extremely
large so that when the circuit is driven with a high frequency signal it will appear to
be running in an open loop configuration. If the time constant of the feedback leg
is large enough then the feedback will not effect the high frequency characteristics of
the op amp, and the negative phase margin of the system can be measured.
Finally, it is important to keep chip as simple as possible. I designed, built,
and tested a lag-lead compensator to prove the feasibility of a new lead compensator.
The additional lag compensator demonstrates a more general use of the compensator,
however, the theory needed to extend my lead compensator into a lag-lead compen-
sator is trivial. Furthermore, implementing the superfluous lag compensator added
several practical constraints that drove the lead compensator to much higher frequen-
cies. Without the lag compensator the crossover frequency of my amplifier could have
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CBig
Figure 2-22: Test circuit used to measure the open loop characteristics of an op amp.
been at least two orders of magnitude lower, which would have greatly simplified the
design and testing of my chip. Specifically, I could used stacked inductors, which have
much higher inductance per-unit-area, but were otherwise impractical due to their
lower self-resonant frequency. Similarly, I had to use device parasitics to compensate
my amplifier, which made its performance much more subject to process variation.
Finally, working at a lower frequency would have greatly simplified the design of my
output buffer, since it would not have to operate over such a large frequency range.
2.6 Designing High Frequency Circuit Boards
The feedback circuit that my compensator stabilizes operates up to a crossover fre-
quency of 250 MHz. While operating above 100 MHz is not difficult on a chip,
doing so with discete components on a PCB presents a whole new set of challenges.
Specifically, the increased size of components requires much larger and longer traces
to connect them. Large traces introduce both parasitic capacitances and parasitic
inductances which negatively impact the operation of the circuit at high frequency.
Furthermore, long traces begin to behave like transmission lines at high frequency
and can drastically increase the settling time and system delay of a circuit if the
effects of reflections and improper matching are not accounted for.
39
The first thing to consider when designing a high frequency discrete circuit is
the components. It is obvious that high frequency operation requires active devices
that can handle the necessary frequencies. For my off-chip buffer I chose bipolar
transistors specified to have a transition frequency of 5 GHz, more than an order of
magnitude above my intended operating frequency. Choosing resistors is a tradeoff
between useful operating range and ease of install. Through hole resistors are much
easier to solder, but can have up to a picofarad of parallel capacitance. Most discrete
capacitors are cylindrically wound, which greatly increases the self inductance of the
device. Furthermore, most capacitor dielectrics break down at high frequency making
large discrete capacitors unusable at high frequency.
Wires and traces present practical problems at high frequencies. The wavelength
of a signal is inversely proportional to its frequency. When wire lengths become ap-
preciable fractions of the wavelength the wire does not behave like a point-to-point
short circuit. Instead, as the wavelength approaches the length of the trace wires
start to behave like transmission lines, and their performance is dictated by the char-
acteristic impedance of the transmission line and the termination resistance at each
end. If the transmission line characteristics of the trace are ignored, then reflected
signals can bounce back and forth many times before settling to the intended value,
drastically increasing the settling time of the system. There are two ways to improve
the performance circuits limited by poorly designed traces. First, you can properly
account for the transmission line characteristics of the trace. Most PCB fabrication
services provide either stripline or microstrip traces with well defined characteristic
impedances to facilitate transmission line behavior. Second, you can minimize the
length of the offending traces. If the traces are short enough the reflections will set-
tle quickly regardless of the termination resistances. The best performance can be
achieved by using minimum length transmission line traces.
Active circuits on a PCB must always be bypassed, but proper bypassing at high
frequency requires additional care. It is absolutely imperative that the power supply
bypass capacitors are as close to the active devices as possible. As mentioned previ-
ously, long traces cannot be assumed to behave as short circuits at high frequency. If
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Figure 2-23: The impedance for several types of capacitor and the impedance of their
parallel combination.
the power and ground rails of an active device are not properly bypassed then they
will not provide adequate AC ground needed for proper operation. If the PSRR of the
circuit is not sufficiently high, inadequate bypassing can drastically affect the perfor-
mance of the circuit. It is also important to use the correct capacitors for the bypass.
Different types of capacitors have different performance characteristics; electrolytic
capacitors are very large, but behave poorly at high frequency, whereas film and ce-
ramic capacitors are much smaller, but have good high frequency characteristics. As
shown in Figure 2-23 the best bypass is a composite of several different capacitors
connected in parallel, which maximizes the frequency range over which the bypass
looks capacitive.
In any circuit board the wires behave like antennas. They often pick up stray
signals radiated from elsewhere on the board, elsewhere in the lab, or elsewhere in
the city. The easiest way to shield a circuit from these signals is by devoting an entire
layer of the circuit board to a ground plane and minimizing traces and vias on that
layer. This is especially important at high frequency where the received signals are
likely to be within the operating range of the circuit. However, ground plane can be
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detrimental to high frequency operation as well. It is incredibly important to minimize
the parasitic capacitance at the high-impedance nodes of a high-frequency circuit. A
ground plane that passes directly beneath a high-impedance node can add picofarads
of capacitance to the node, and ruin the entire circuit. To avoid adding unnecessary
capacitance, simply remove the ground plane near the high-impedance nodes of the
circuit. Even without explicit ground plane overlap it is easy to add capacitance to
the high-impedance nodes. Many lab benches provide ESD protection by grounding
the entire table top. If the test circuit is too close to the tabletop it the tabletop can
add overlap capacitance to the high-impedance nodes of the circuit. Therefore it is
important to separate the circuit board from the lab bench with standoffs.
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Chapter 3
Results
3.1 Output Buffers
It is important that I be absolutely confident of my output buffer and its response
characteristics before I test my compensator. Without a perfect understanding of my
output buffer I cannot disentangle the effects of the compensator from those of the
buffer, and my measurements of the compensator would be unreliable. I added an
additional output buffer as a test circuit so that the similarly implemented buffer in
the compensation circuit could be characterized accurately.
The simple source-follower that I implemented did not match its output impedance
to 50 ohms. Figure 3-1 shows the output resistance of my on-chip buffer. With over
220 ohms output resistance the performance of this buffer unacceptable. Not only
does the impedance mismatch severely attenuate the signal, but any parasitic load
capacitance at the output node will interact with the output resistance to introduce
an undesirable low frequency pole into the system.
In order to improve the output resistance characteristics of my buffer I inserted
an additional off-chip buffer between my on-chip buffer and the network analyzer, as
shown in Figure 3-2. The first topology I implemented is shown in Figure 2-18, and
its associated output resistance is plotted in Figure 3-3. The external buffer does an
excellent job of matching its output resistance to that of the network analyzer over a
wide frequency range. However, it is immediately clear from the combined frequency
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Figure 3-1: Measured output resistance of the on-chip buffer.
response of the on-chip buffer connected in series with the off-chip JFET buffer, de-
picted in Figure 3-4, that this buffer implementation is unacceptable. The half-power
frequency of this buffer is only 41 MHz. Since I am expecting the crossover frequency
of my system to be around 250 MHz, the signals of interest will be attenuated beyond
recovery.
The low frequency pole in this system is at the input of the JFET buffer; not
only does the high output resistance of the on-chip buffer lower the frequency of this
Internal I External I
Buffer Buffer
Compensator 0 -
eioi Network
I i Analyzer
Figure 3-2: Implementation of the off-chip buffer.
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Figure 3-3: Measured output resistance of the off-chip JFET buffer.
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Figure 3-4: Measured frequency response of the off-chip JFET buffer.
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Figure 3-5: Measured frequency response of the off-chip super buffer.
pole, but the long connecting wires and poor physical layout contribute additional
parasitic capacitance to the system. In a second attempt, I implemented the super-
buffer depicted in Figure 2-20. The second implementation is a dramatic improvement
on the first in several key areas. First, I implemented the super-buffer with BJTs,
each of which has a transition frequency of 5 GHz instead of the 700 MHz transition
frequency of my JFETs. By using the faster transistors I was able to drop the total
capacitance at the output node of my chip by almost an entire order of magnitude.
Likewise I redesigned test PCB so that my off-chip buffer was as close to the chip
as possible, minimizing the trace lengths and the associated parasitic capacitances.
Figures 3-5 and 3-6 show the frequency response of the aggregate on and off-chip
buffers and the super buffer's associated output resistance. Clearly the low frequency
pole that plagued the JFET buffer is no longer a problem. More insidious effects
dominate beyond 350 MHz, but since I am expecting my crossover frequency at 250
MHz that is acceptable.
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Figure 3-6: Measured output resistance of the off-chip super buffer.
3.2 Time Domain Data
After characterizing and correcting my buffer it was possible to test the time domain
response of my compensator. By driving my system with a square wave I was able to
determine the absolute stability of my compensated system, and the associated phase
margin [1]. Figure 3-7 shows the zero-input response of my uncompensated system.
The undriven, undamped, and nonuniform oscillations clearly show the system to be
unstable. The instability oscillates at roughly 130 MHz, which is perfectly reason-
able. As the unstable system oscillates it encounters large signal nonlinearities in the
amplifier which limit the gain of the system and decrease the oscillation frequency
below crossover.
The corresponding step response for the system stabilized by my shunt compen-
sator is shown in Figure 3-8. There is quite a bit of noise on the step response, but
this is unavoidable due to its extremely wide bandwidth and necessarily low SNR.
Notwithstanding noise concerns, it should be possible to determine the crossover
frequency and phase margin of the closed loop system via the rise time and peak
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Figure 3-7: Unstable step response of my original, uncompensated system.
overshoot of the step response. Rise time calculations for the step response yield a
system bandwidth of only 70 MHz, which is not surprising since the fastest square
wave generator I had access to has a bandwidth of 80 MHz. In fact, the apparent peak
overshoot of the step response is also an artifact of that same function generator. Fig-
ure 3-9 shows the directly measured output of the function generator, and shows the
source of both the peak overshoot and 70 MHz rise time. Time domain measurements
therefore confirm that my compensator correctly stabilizes the system, but without a
higher performance square wave generator I am unable to use time domain methods
to determine the phase margin and crossover frequency of my compensated system.
Therefore I used frequency domain measurements instead.
3.3 Frequency Domain Data
Fortunately there is more than one way to measure phase margin. Just as the peak
overshoot of the step response can be used to calculate the phase margin in the time
domain, the magnitude peaking can be used to determine the phase margin from the
frequency response. Unfortunately, determining the phase margin from the frequency
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Figure 3-8: Stabilized step response of my compensated system.
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Figure 3-9: 70 MHz step function used to drive my system.
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Figure 3-10: Buffer characterization test circuit.
response is harder, and requires more accurate measurements. Therefore I must be
absolutely certain that the response I measure is that of the compensated closed loop
response, and not a product of the output buffer or internal reflections.
Even though the frequency response of the series connected on and off-chip buffers-
given above in Figure 3-5-is remarkably flat up to 350 MHz, the explicit response
only tells half the story. Figure 3-10 shows a simplified schematic of the test circuit.
Ideally, Ze and Z0 ,t of the buffer match the 50 Q source and load impedance of
the network analyzer over the entire frequency range. When mismatch occurs, the
measured frequency response is attenuated by the voltage dividers at the output and
the input of the network analyzer. When the mismatch is frequency dependent, the
attenuation is likewise frequency dependent and can drastically affect the measured
frequency response.
Fortunately, the s-parameters that the network analyzer uses to measure the
system can also be used to characterize the frequency dependent attenuation and
factor it out. Specifically the network analyzer measures all four of the two-port
s-parameters-the forward path gain s2 1 , the reverse path gain s1 2 , the input port
reflection coefficient F = s1u, and the output port reflection coefficient F = s22. While
the forward path gain is nominally the parameter we are trying to determine, and
the reverse path gain is irrelevant for our system, the reflection coefficients su1 and
S22 provide all of the information needed to characterize and remove the frequency
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dependent loading effects present in the circuit of Figure 3-10.
The reflection coefficient F is defined to be ZL.ZS F or s1u, Zs is the output
impedance of the network analyzer and ZL is the input impedance of the buffer,
whereas for S22, Zs the input impedance of the network analyzer, and ZL is the
output impedance of the buffer. It is a simple bit of algebra to see that in both cases
ZL = Zs r. Since Zs is known to be 50 ohms in both cases, measuring si and S22
allows me to calculate Z, and Zet in figure 3-10, and to determine the forward path
gain removed of the input and output loading effects. Figures 3-11a, 3-11c, and 3-11b
show input resistance, output resistance, and frequency response of the aggregate
buffer, while Figure 3-12 shows the frequency response of the buffer after input and
output resistance corrections.
Once the frequency response of the buffer is well known it is possible to determine
the closed loop response of my compensated system in a similar manner. Figure 3-13
shows the simplified schematic of the circuit used to test the compensator. Once again
I used the reflection coefficients to characterize and remove the effects of the input
and output resistances. I also removed the effects of the previously characterized
buffer, thus leaving only the response of the compensated system. Figures 3-14a, 3-
14b, and 3-14c show the input resistance, output resistance, and frequency response
data of the entire test circuit. Figure 3-15 shows the desired closed loop response of
the compensated system after factoring out all of the unwanted terms.
If we assume that the corrected frequency response of Figure 3-15 is accurate up to
300 MHz, then we can tell a lot about the system. Specifically, the peaking frequency
and the magnitude peaking specify the damping ratio and natural frequency of the
system, which in turn can be used to calculate the phase margin. These results are
shown in Table 3.1.
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Figure 3-11: Buffer characterization data.
Peaking Frequency (w,) 189.6 MHz
Magnitude Peaking (Mp) 2.35
Natural Frequency (wn) 199.3 MHz
Damping Ratio (() .218
Phase Margin (#m) 25.180
Table 3.1: Summarized frequency response data.
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Figure 3-12: Corrected frequency response of the buffer.
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Figure 3-13: Compensator characterization test circuit.
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Figure 3-14: Compensator characterization data.
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Figure 3-15: Corrected frequency response of the compensated system.
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Chapter 4
Conclusions
First and foremost, the time series data replotted in Figure 4-1 absolutely proves that
my inductive-shunt compensator stabilizes the system. Without the compensator the
system produces uncontrolled oscillations; with the compensator the system appears
well behaved. Therefore the compensator effectively moves the right half plane poles
into the left half plane and stabilizes the system. Furthermore, the measured oscilla-
tion frequency of 120 MHz is only below the expected crossover frequency by a factor
of two. This strongly suggests that the simulated system is an accurate represen-
tation of the measured system. Since I did not have access to a fast enough step
function generator, I used frequency-domain analysis to determine the performance
of my compensator.
(a) Unstable time series (b) Stabilized time series
Figure 4-1: Time series data replotted from Figures 3-7 and 3-8.
57
Corrected System Frequency Response
10 3
102
10
101
10
10-1
102
10-3
0-410
106 10 103 109
Frequency (Hz)
Figure 4-2: Corrected frequency response of the compensated system replotted from
Figure 3-15.
The validity of my frequency-domain analysis rests on the fidelity of my data
which is why I spent so much effort characterizing and factoring out the non-ideal
behaviors of my system. It is reasonable to conclude that the data of Figure 4-2
corresponds to a second-order response characteristic, despite several behaviors that
are decidedly not second-order.
The first unexpected characteristic is the 3.15 dB dip in magnitude at roughly
120 MHz. A decrease in gain that occurs before the natural frequency of the system
is uncharacteristic of unity-feedback systems, and it is likely an artifact of the input
impedance of the compensated system. Figure 4-3 shows the input impedance of the
compensated system superimposed on the corrected frequency response. The drop in
the overall system response occurs at nearly the same frequency as a significant drop
in the input impedance. Using the measured input resistance to cancel out this effect
reduces the magnitude of the response dip from 7.30 dB to 3.15 dB. The frequency
match between the frequency response dip and the input impedance dip suggests that
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Figure 4-3: Superposition of uncompensated response and input impedance..
the two are related, and that the dip remaining in the corrected frequency response
is an artifact that the correction did not fully cancel out.
The second unexpected characteristic of the assumed second-order response is the
behavior of the system beyond 300 MHz. Looking at Figure 4-4 it is easy to see the
cause; beyond 300 MHz the output buffer fails miserably, and the measured output
is no longer dependent on the input. It is in fact easy to see that the largest peaks
and troughs of the corrected response beyond 300 MHz exactly match those of the
output buffer's frequency response. The data beyond 300 MHz does not reflect the
system under test and can therefore be ignored.
The three curves plotted in Figure 4-5 are the measured system response, the sim-
ulated system response, and a second order curve fit for the data. The only significant
difference between the simulated system response and the curve fit is a significant de-
crease in phase margin. Therefore, if we assume the measured response is accurate up
to 300 MHz, it is clear that the compensator properly adds phase margin and stabi-
lizes the system, but generally underperforms. The underperformance discrepancy is
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Figure 4-4: Superposition of the system and buffer responses.
likely a result of poor inductor design and unaccounted for parasitic effects. Accord-
ing to simulation, the original system has -16.22' of phase at crossover. If there are
high frequency poles caused by parasitic capacitances that are unaccounted for, then
the uncompensated system is likely to start with even less phase than that, making
it even harder to compensate. Likewise, if the compensator itself has less inductance,
or more resistance than expected then the phase bump it adds will be smaller than
anticipated. Given that the simulations of the original uncompensated system give a
liberal estimate of phase, it is reasonable to conclude that my compensator added at
least 41.4' of phase to the system, which is more than enough to prove the feasibility
of the compensator, and justify its use.
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Figure 4-5: Superposition of corrected data, simulated response, and fit response.
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